Metal-ferroelectric ( BiFeO 3 ) -insulator ( Y 2 O 3 ) -semiconductor capacitors and field effect transistors for nonvolatile memory applications
Improvement in retention time of metal-ferroelectric-metalinsulator-semiconductor structures using
Recently, the ferroelectric memory field effect transistors ͑FeMFETs͒ have been attracted considerable attention for the applications to nonvolatile ferroelectric random access memories, 1-3 because nondestructive readout is possible and they follow the scaling rule for high density implementation. Good memory window and high switching speed have been reported by some researchers, however, at present, the best data retention time of FeMEFTs was shorter than 10 5 s. 4 Therefore, the difficulty to achieve good data retention characteristics of FeMFETs must be overcome in order to realize its practical applications. 2 On the basis of the results of the theoretical analysis on the electrical characteristics of FeMFETs, the good data retention characteristics at low voltage operation can be obtained through the utilization of larger remanent polarization to saturation polarization ratio ( P r / P s ) ferroelectric film, low leakage current density of insulating layer and small A F /A I area ratio of the metalferroelectric-metal-insulator-semiconductor ͑MFMIS͒ structures. [5] [6] [7] [8] In this letter, we report the electrical properties of MF-MIS structures using ferroelectric Bi 3.35 La 0.85 Ti 3 O 12 ͑BLT͒ film and 5 mol % MgO doped Ba 0.7 Sr 0.3 TiO 3 ͑BST͒ insulating layer. The 5 mol % MgO doped BST has been reported to have a high dielectric constant of 372 and low leakage current of 1ϫ10 Ϫ10 A/cm 2 at an electric field of 100 kV/cm, 9 which is expected to be suitably used as an insulating material for the ''I'' layer. Effects of area ratio, A F /A I on the relation capacitance versus applied voltage, memory window, and data retention time are also provided. The Pt/BLT/LaNiO 3 ͑LNO͒/BST/Si MFMIS structures were fabricated in this study with p-type Si ͑100͒ as starting substrate. Subsequent to standard Radio Corporation of America clean, SiON film was grown on silicon substrate in pure N 2 O gas in a furnace. After removing the sacrificial SiON layer by dipping the substrate in diluted HF solution, the 16-nm-thick 5 mol % MgO doped BST (Ba/Srϭ70/30) insulator film was deposited on the earlier pretreated substrate by using rf magnetron sputtering. All insulator films were prepared at a fixed power of 100 W, substrate temperature at 450°C and constant pressure of 20 mTorr, which was maintained by a mixture of argon and oxygen at a mixing ratio of 1:1 with a total flow of 20 sccm. The as-deposited film was annealed at 700°C by the rapid thermal annealing ͑RTA͒ process in pure O 2 ambient for 3 min. The equivalent oxide thickness of BST film is 0.56 nm. The similar steps were employed to deposit the 25-nm-thick LNO oxide electrode on insulator layer. Next, the ferroelectric BLT film with a thickness of 180 nm was formed using a metalorganic decomposition method. The BLT thin film was annealed by the RTA process at 600°C for 3 min in oxygen ambient. The Pt top electrode was formed and patterned by the lift-off process and finally backelectrode Al was evaporated. The area ratio of MFMIS structures, A I /A F varies from 1 to 16.
The capacitance-voltage (C -V) characteristics were measured on the MFMIS structures using a Keithley 590 CV analyzer. To measure the C -V characteristics, the voltage was applied from the accumulation to the inversion with a sweep rate of 0.1 V/s at 100 kHz and elapsed time of 30 s. The leakage current density versus voltage measurement was performed using a HP4156C semiconductor parameter analyzer. Ferroelectric hysteresis loops were measured by a Radiant Technologies 66A ferroelectric test system. The thicknesses of thin films were determined from scanning electron microscopy observation and N&K 1200 analyzer. a͒ Electronic mail: tseng@cc.nctu.edu.tw
The polarization versus electric field ( P -E) hysteresis loops of BLT films were measured on Pt/BLT/LNO ͑MFM͒ structures among MFMIS frames. The voltage Ϯ5 V was applied to the BLT films in MFMIS structures with various area ratios, A F /A I . It is indicated in Fig. 1 that the P r / P s ratio increases from 0.67 to 0.91 with the area ratio A F /A I decreasing from 1/2 to 1/16. Figure 2 depicts the C -V characteristics of Pt/BLT/ LNO/BST/Si structures with various A F /A I ratios at the voltage sweep rang of Ϯ5 V. The physical reason for clockwise hysteresis loops has been given in a previous article. 6 In addition, the accumulation capacitance decreases when the area ratio A F /A I is decreased, which is attributed to decrease in total capacitance of the MFMIS structure arising from the decrease of MFM area. The theoretical memory window is about 3.1 V, because the memory window is represented by 2V C and the coercive field and thickness of BLT films were approximately 86 kV/cm and 180 nm, respectively. The memory window of Pt/BLT/LNO/BST/Si MFMIS structures increases with the decreasing area ratio A F /A I as shown in the inset of Fig. 2 . The observed memory window is 1.5 V for A F /A I ϭ1:2, whereas it becomes 3.1 V for the A F /A I ϭ1:16.
The retention characteristics of the MFMIS structures are illustrated in Fig. 3 . The writing pulse applied to the MFMIS capacitors were Ϯ4 V in height and 1 s in duration. The measurement voltage was kept at 0 V. It is indicated in Fig. 3 that the retention time is more than 10 5 s for various area ratios, A F /A I and is 10 6 s or more (Ͼ11.6 days͒ for area ratio, A F /A I ϭ1/12 and 1/16 which is the longest retention time of MFMIS capacitors appeared in the published literature. Figure 4 shows the leakage current density of the MFMIS structure with various area ratios, A F /A I , indicated. The leakage current density of the structures has a small value of near 10 Ϫ10 A/cm 2 because of high resistivity MgO doped BST used as I layer 9 and nitridation treatment of silicon wafer. 10 For A F /A I ϭ1/12 MFMIS capacitors, P r equals 10 C/cm 2 and leakage current is about 10 Ϫ10 A/cm 2 ͑Fig. 4͒, the expected retention time for our MFMIS structure can be estimated to be 10 4 s for the highest possible trapping probability of ␣ϭ1 and 10 8 s for the very low trapping probability of ␣ϭ10 Ϫ4 based on a previous study. 8 Our measured retention time, Ͼ10 6 s is located between these two extreme expected values. However, an acceleration test will have to be employed to verify that is the 10 year retention time achieved. The measurement method used in this study is too tedious. In comparison with the reported results, which are less than a few days of retention time for the best FeMFET, significant improvement in retention time was observed in our MFMIS structures. We attribute such improvement to four major reasons: ͑1͒ large P r / P s ratio in ferroelectric BLT films. The P r / P s ratios corresponding to A F /A I ratios 1/12 and 1/16 capacitors which exhibit long retention time are about 0.8 and 0.9, repectively ͑the inset of Fig. 1͒ ; ͑2͒ high resistivity MgO doped BST insulator layer and low leakage current MFMIS structures; ͑3͒ good interfacial properties of BST/Si due to nitridation treatment; 10 and ͑4͒ good matching of the capacitances of MFM and MIS. 7 In summary, Pt/BLT ͑180 nm͒/LNO ͑25 nm͒/BST ͑16 nm͒/Si MFMIS structures have been fabricated and characterized. The memory window of the MFMIS capacitors depended on the area ratio, A F /A I . A large memory window of 3.1 V could be obtained for A F /A I ϭ1/16. A significant improvement in data retention time, Ͼ11.6 days has been achieved for Pt/BLT/LNO/BST/Si MFMIS structures, which enables researchers to be optimistic in reaching the requirement of 10 year retention time for FeMFETs with potential prospects of realizing the practical applications of nonvolatile FeMFET in the future.
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